Srinivasan V.

Seasoned VLSI engineer with 23+ years of experience. Have been involved in functional design and verification of more than 25 chips so far. My areas of interest are advanced verification solutions and methodologies such as SystemVerilog, UVM, OVM, VMM, Assertion-Based Verification, formal verification, etc. I have also demonstrated leadership in key areas such as Low Power verification using UPF (IEEE 1801), Specman based verification (IEEE 1647).

Co-authored the following books:

• Unleashing UVM - Just Do It!
• SystemVerilog Assertions Handbook
• A Pragmatic Approach to VMM Adoption
• Using PSL/Sugar, 2nd Edition

Trained more than 15,000 engineers across the globe on SystemVerilog, UVM, UPF, and more. Served as Vice-Chair in eWG (IEEE 1647 e-language Working Group). Have been a regular presenter at various world-wide conferences such as DVCon (US, India, Europe), DAC, SNUG, etc. Also served in various capacities in technical committees of DVCon (US, IN, China), DAC.